

REMARKS

By this amendment, claims 1-6 and 8 have been amended, and claims 9-12 have been added. The specification has been amended to correct certain informalities. Accordingly, claims 1-12 are currently pending in the application, of which claims 1, 6, 8, and 12 are independent claims.

Applicant respectfully submits that the above amendments do not add new matter to the application and are fully supported by the specification. Support for the amendments and added claims may be found at least in Figures 7 and 8, and at page 9, line 17 to page 10, line 19 of the specification.

In view of the above amendments and the following Remarks, Applicant respectfully requests reconsideration and timely withdrawal of the pending rejections for the reasons discussed below.

Rejections Under 35 U.S.C. § 112, second paragraph

Claim 1 stands rejected under 35 U.S.C. § 112, second paragraph as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention, and for failing to provide antecedent basis for “the predetermined voltage maintained period.” Claim 1 has been amended to particularly point out and distinctly claim the subject matter of the invention, and to provide proper antecedent basis. Applicant respectfully submits that claim 1, as amended, fully complies with the requirements of 35 U.S.C. § 112, second paragraph.

Accordingly, Applicant respectfully requests withdrawal of the 35 U.S.C. § 112, second paragraph rejection of claim 1.

Rejections Under 35 U.S.C. § 101

Claim 8 stands rejected under 35 U.S.C. § 101 because the claimed invention is directed to non-statutory subject matter. Specifically, the examiner asserts that the invention as claimed in claim 8 does not produce a useful, concrete, and tangible result. Applicant respectfully submits that claim 8, as amended, fully complies with the requirements of 35 U.S.C. § 101, and claims the features of the invention, which produces a useful, concrete, and tangible result.

Accordingly, Applicant respectfully requests withdrawal of the 35 U.S.C. § 101 rejection of claim 8.

Rejections Under 35 U.S.C. § 102

Claims 1-8 stand rejected under 35 U.S.C. § 102(b) as being allegedly anticipated by U.S. Patent No. 6,249,087 issued to Takayama, *et al.* ("Takayama").

In order for a rejection under 35 U.S.C. § 102(b) to be proper, a single reference must disclose every claimed feature. To be patentable, a claim need only recite a single novel feature that is not disclosed in the cited reference. Thus, the failure of a cited reference to disclose one or more claimed features renders the 35 U.S.C. § 102(b) rejection improper.

Takayama fails to disclose every feature of claim 1 as amended. Claim 1 as amended recites, *inter alia*:

applying a falling ramp voltage to the scan electrode ..., the falling ramp voltage gradually falling to a predetermined voltage from the third voltage; and

... maintaining the scan electrode at the predetermined voltage after the applying a falling ramp voltage. (emphasis added)

Takayama fails to disclose at least these features. The examiner asserts that Takayama discloses these features in Figure 4. More specifically, the examiner asserts that Takayama discloses these features in the waveform applied to the display electrode Y during the Preparation Period TR shown in Figure 4. Applicant disagrees. Takayama's Figure 4, which shows a waveform applied to a scan electrode, referred to as display electrode Y, does not

disclose these features. The waveform applied to display electrode Y includes a falling ramp waveform V3y. However, the falling ramp waveform V3y immediately jumps to a higher voltage after the falling ramp waveform. Therefore, Takayama's Figure 4, showing a waveform applied to the display electrode Y, fails to disclose at least "the falling ramp voltage gradually falling to a predetermined voltage" and "maintaining the scan electrode at the predetermined voltage after the applying a falling ramp voltage." Accordingly, Takayama fails to disclose every feature of claim 1.

Takayama also fails to disclose every feature of claim 6 as amended. Claim 6 as amended recites, *inter alia*:

wherein the first driver ... ramp-falls the voltage to a third voltage level, and maintains the voltage at the third voltage level.

Takayama fails to disclose at least these features. The examiner asserts that Takayama discloses these features in Figure 4. More specifically, the examiner asserts that Takayama discloses these features in the waveform applied to the display electrode X during the Preparation Period TR shown in Figure 4. Applicant disagrees. While Takayama discloses a falling ramp waveform at V1x, the waveform does not maintain the display electrode X at the voltage level to which the falling ramp waveform falls. Rather, in Takayama's Figure 4, the voltage level of the display electrode X immediately jumps to a different voltage Vx after the falling ramp waveform. Therefore, Takayama's Figure 4, showing a waveform applied to the display electrode X, fails to disclose "wherein the first driver ... ramp-falls the voltage to a third voltage level, and maintains the voltage at the third voltage level."

Further, Takayama's Figure 4 showing a waveform applied to a display electrode Y does not disclose these features. As with the display electrode X, the display electrode Y also includes a falling ramp waveform V3y. However, the falling ramp waveform V3y immediately

jumps to a higher voltage after the falling ramp waveform. Therefore, Takayama's Figure 4, showing a waveform applied to the display electrode Y, also fails to disclose "wherein the first driver ... ramp-falls the voltage to a third voltage level, and maintains the voltage at the third voltage level."

Takayama also fails to disclose every feature of claim 8 as amended. Claim 8 as amended recites, *inter alia*:

applying a falling ramp voltage to the scan electrode ...; and
... applying a predetermined voltage to the scan electrode after applying the falling ramp voltage,
wherein the falling ramp voltage falls to the predetermined voltage.

For at least the reasons asserted above, Takayama fails to disclose at least these features. Specifically, Takayama's Figure 4 showing a waveform applied to a scan electrode, referred to as display electrode Y, does not disclose these features. The waveform applied to display electrode Y includes a falling ramp waveform V3y. However, the falling ramp waveform V3y immediately jumps to a higher voltage after the falling ramp waveform. Therefore, Takayama's Figure 4, showing a waveform applied to the display electrode Y, fails to disclose at least these features of claim 8.

Accordingly, Applicant respectfully requests withdrawal of the 35 U.S.C. § 102(b) rejection of claims 1, 6, and 8. Claims 2-5, 7, and 9-11 depend from claim 1, 6, and 8, and are allowable at least for this reason. Since none of the other prior art of record discloses or suggests all the features of the claimed invention, Applicant respectfully submits that independent claims 1, 6, and 8, and all the claims that depend therefrom, are allowable.

Added Claims

Added claims 9-12 are directed to additional features of the invention, which are not disclosed or suggested in the art of record. Claims 9-11 depend from allowable claim 1, and are allowable at least for this reason. Claim 12 is allowable for at least the reasons asserted above with respect to claim 1.

CONCLUSION

Applicant believes that a full and complete response has been made to the pending Office Action and respectfully submits that all of the stated grounds for rejection have been overcome or rendered moot. Accordingly, Applicant respectfully submits that all pending claims are allowable and that the application is in condition for allowance.

Should the Examiner feel that there are any issues outstanding after consideration of this response, the Examiner is invited to contact Applicant's undersigned representative at the number below to expedite prosecution.

Prompt and favorable consideration of this Reply is respectfully requested.

Respectfully submitted,

/hae-chan park/

Hae-Chan Park
Reg. No. 50,114

Date: June 13, 2007

CUSTOMER NUMBER: 58027

H.C. Park & Associates, PLC
8500 Leesburg Pike
Suite 7500
Vienna, VA 22182
Tel: 703-288-5105
Fax: 703-288-5139
HCP/WMH/kbs

DRIVING DEVICE AND METHOD FOR DRIVING PLASMA DISPLAY PANEL

CROSS REFERENCE TO RELATED APPLICATION

This application is based on Korea Patent Application No. 2002-74658 filed on
5 November 28, 2002 in the Korean Intellectual Property Office, the content of which is
incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

(a) Field of the Invention

10 The present invention relates to a PDP (plasma display panel) driving method. More
specifically, the present invention relates to a PDP driving method for stabilizing the sustain
discharge.

(b) Description of the Related Art

A PDP is a flat display for displaying characters and images using plasma generated by
15 gas discharge, and from several tens to several millions of pixels are provided in a matrix format
on the PDP depending on the size of the pixels[.]. A[a] PDP may be classified as a direct
current (DC) PDP or an alternating current (AC) PDP depending upon DC PDPs or AC PDPs
~~based on~~ the patterns of the applied driving voltage waveforms and the structures of the
discharge cells.

20 Electrodes of DC PDPs are exposed in the discharge space, and hence the current flows
in the discharge space while the voltage is applied. Thus, a resistor must be provided for current
restriction to solve this problem. Electrodes of AC PDPs are covered with a dielectric layer, and
therefore the current is restricted because of formation of a natural capacitance component, and

since the electrodes are protected from ion shocks at the discharge time, AC PDPs generally have a longer lifespan than DC PDPs.

FIG. 1 shows a partial perspective view of an AC PDP. As shown, pairs of scan electrodes 4 and sustain electrodes 5, which are covered with a dielectric layer 2 and a protection film 3, are provided in parallel below a first glass substrate 1. A plurality of address electrodes 8, which are covered with an insulation layer 7, are installed on a second glass substrate 6. Barrier ribs 9, which are parallel to the address electrodes 8, are formed on the insulation layer 7. Phosphor 10 is formed on the surface of the insulation layer 7 and on both sides of the barrier ribs 9.

The first glass substrate 1 and the second glass substrate 6 are provided facing each other with discharge areas 11 between them so the scan electrodes 4 and the sustain electrodes 5 may cross the address electrodes 8. The discharge area provided at crossing nodes of the address electrodes 8 and the pairs of the scan electrode 4 and the sustain electrode 5 form discharge cells 12.

FIG. 2 shows a PDP electrode arrangement diagram. As shown, the PDP electrode has an $m \times n$ matrix configuration, and in detail, address electrodes A1 through Am are arranged in the row direction, and n scan electrodes Y1 through Yn and n sustain electrodes X1 through Xn are alternately arranged in the column direction. The scan electrodes will be referred to as “Y electrodes,” and the sustain electrodes as “X electrodes” hereinafter. The discharge cell 12 of

FIG. 2 corresponds to the discharge cell of FIG. 1.

FIG. 3 shows a conventional PDP driving waveform diagram. As shown, each subfield following a conventional PDP driving method comprises a reset period, an address period, and a

sustain period. Eight to twelve subfields of the above-noted PDP form a single frame, and realize a single image.

During the reset period, a wall charge state of a previous sustain discharge is erased, and the wall charges are set up ~~so as~~ to stably perform the next addressing.

5 During the address period, cells to be ~~that are~~ turned on and ~~those that are not turned on~~ are selected to accumulate wall charges on the cells to be ~~that are~~ turned on (i.e., addressed cells). During the sustain period, a discharge is performed to display the actual images on the addressed cells.

FIGs. 4(a) through 4(d) show the wall charges distributed to the electrodes at the
10 respective (a), (b), (c), and (d) periods of FIG. 3.

Referring to FIGs. 4(a) through 4(d), the operation of the conventional reset period will be described in detail. The reset period includes an erase period, a Y ramp rising period, and a Y ramp falling period.

(1) Erase period

15 When the final sustain is finished, positive charges are accumulated to the X electrode, and negative charges are accumulated to the Y electrode, as shown in FIG. 4(a). The address voltage is maintained at 0V (volts) during the sustain period, however, because it tries to maintain a middle voltage of the sustain all the time, a relatively large amount of the positive charges are accumulated to the address electrodes.

20 When the sustain is finished, an erase ramp voltage that gradually increases from 0(V) to +Ve(V) is applied to the X electrode, and the wall charges formed on the X and Y electrodes are gradually erased, as shown in FIG. 4(b).

(2) Y ramp rising period

During this period, the address electrode and the X electrode are maintained at 0V, and a ramp voltage is applied to the Y electrode, the ramp voltage gradually rising from the voltage V_s , which is below the discharge firing voltage with respect to the X electrode, to the voltage V_{set} , which ~~that is more~~ is greater than the discharge firing voltage. While the ramp voltage rises, first
 5 weak resetting discharge is generated ~~[[to]]~~ in all the discharge cells from the Y electrode to the address electrode and the X electrode. As a result, the negative wall charges are accumulated to the Y electrode, and concurrently, the positive wall charges are accumulated to the address electrode and the X electrode, as shown in FIG. 4(c).

(3) Y ramp falling period

10 In the latter part of the reset period, a ramp voltage that gradually falls from the voltage V_s , which is below the discharge firing voltage, to 0(V) ~~over the discharge firing voltage, with respect to the X electrode~~ is applied to the Y electrode while the X electrode maintains a constant voltage V_e . While the ramp voltage falls, a second weak resetting discharge is generated in from all the discharge cells because the potential difference between the X electrode and the Y
 15 electrode exceeds the discharge firing voltage. As a result, the negative wall charges of the Y electrode are reduced, and the polarity of the X electrode is inverted to accumulate weak negative charges thereto, as shown in FIG. 4(d). Also, the positive wall charges of the address electrode are adjusted to an appropriate value for the address operation. In this instance, when the reset operation is ideally performed, a voltage difference corresponding to the discharge
 20 firing voltage V_f is always maintained within the discharge cell as shown in Equation 1.

Equation 1

$$V_{f,xy} = V_e + V_{w,xy}$$

$$V_{f,ay} = V_{w,ay}$$

where $V_{f,xy}$ is a discharge firing voltage between the X and Y electrodes, $V_{f,ay}$ is a discharge firing voltage between the address and Y electrodes, $V_{w,xy}$ is a voltage caused by the wall charges accumulated to the X and Y electrodes, $V_{w,ay}$ is a voltage caused by the wall charges accumulated to the address and Y electrodes, and V_e is an externally applied voltage between the X and Y electrodes.

As given by Equation 1, the discharge firing voltage can be maintained with a small amount of wall charge since the voltage V_e (substantially 200V) is supplied between the X and Y electrodes. However, the address electrodes and the Y electrodes are to maintain the discharge firing voltage using the wall charges since no external voltage is supplied to the address electrodes and the Y electrodes.

However, the charges shown in FIG. 4(d) with circles around them on the X and Y electrodes do not function to maintain the voltage difference between the X and Y electrodes. Nevertheless, ~~the reason of generation of the charges is that the voltage difference by the voltage of the discharge firing voltage is made~~ these charges are accumulated because the discharge firing voltage between the address electrode and Y electrode is achieved using only the wall charges between the address and Y electrodes after accumulating a large amount of positive ~~charge~~ charges to the address electrode and a large amount of negative ~~charge~~ charges to the Y electrode.

FIG. 5 shows a detailed conventional waveform and a distribution of wall charges during the Y ramp falling period. The distribution diagram of the wall charges shown on the right of FIG. 5 shows a distribution of wall charges at the time (d). As shown, the X bias voltage V_{x1} is easily discharged because it forms a relatively large potential difference. Further, since the background brightness increases, the entire contrast reduces. Also, the relative large X bias

potential heavily erases the wall charges after the Y ramp rising, thereby generating unstable subsequent addressing.

FIG. 6 shows another conventional waveform and a distribution of wall charges in the Y ramp falling period.

5 As known from the waveform on the left of FIG. 6, an X bias voltage V_{x2} which is relatively lower than the X bias voltage of FIG. 5 is applied to the sustain electrode.

In this case, however, discharge may be delayed since the potential between the Y scan electrode and the ~~sustain~~ X electrode is low during the Y ramp falling period, and over-discharge is likely to occur because the large amount of the wall charges accumulated during the Y ramp
10 rising period are not sufficiently erased.

SUMMARY OF THE INVENTION

This invention ~~to provide~~ provides a PDP driving method for preventing a heavy reduction of wall charges after the completion of resetting, thereby improving addressing
15 characteristics and improving the contrast.

This invention separately provides a method for driving a PDP which prevents discharge delay and over-discharge caused by a low potential between a scan electrode and a sustain electrode.

In one aspect of the present invention, a method for driving a PDP including a scan
20 electrode and a sustain electrode provided in parallel on a first substrate, and an address electrode provided on a second substrate and crossing the scan electrode and the sustain electrode, comprises: during a reset period, applying a rising ramp voltage to the sustain electrode up to a first voltage level (V_e), and erasing wall charges, when previous sustaining is

~~finished, maintaining~~ finished, maintaining the address electrode and the sustain electrode at 0 V(volts) when the erasing is finished, and applying a ramp voltage to the scan electrode, the ramp voltage gradually rising to a voltage (V_{set}) over a discharge firing voltage (V_f) from a voltage (V_s) below the discharge firing voltage with respect to the sustain electrode, applying a
5 ramp voltage to the scan electrode while maintaining the sustain electrode at the first bias voltage V_e , when the stop of maintaining the address electrode is finished, the ramp voltage gradually falling to a predetermined voltage from V_s with respect to the sustain electrode; and maintaining the sustain electrode at a second bias voltage below the first bias voltage of the sustain electrode during the predetermined voltage maintain period of the scan electrode formed after finishing the
10 stop of applying a ramp voltage.

The level of the second bias voltage of the sustain electrode is substantially identical to the voltage level of V_s .

In another aspect of the present invention, a PDP driver comprises a plasma panel for providing a plurality of address electrodes, and first electrodes and the second electrodes
15 crossing the address electrodes, the first electrodes and the second electrodes being in pairs and in parallel, and the crossing area of the address electrodes and the first electrodes and the second electrodes forming a discharge cell. A controller for externally receiving video signals, and generating an address driving signal and first electrode driving signals and the second electrode driving signals. The apparatus includes an address driver for receiving the address driving signal
20 from the controller, and applying a display data signal for selecting a discharge cell to be displayed to the address electrode. A first driver receives the driving signals from the controller and applies a voltage to a first electrode of a cell selected for discharge so as to generate discharge to the first electrode; and a second driver for receiving the driving signals from the

controller, and applying a voltage to the second electrode so that the cell selected for discharge may maintain discharging for a predetermined time. The first driver applies a voltage that is ramp-risen to a first voltage level to the first electrode, maintains the voltage at a second voltage level below the first voltage level, ramp-falls the voltage to a third voltage level, and maintains
5 the ramp-fallen voltage, and the second driver applies a first bias voltage to the second electrode during the ramp falling period of the first electrode, and applies a second bias voltage below the first bias voltage to the second electrode while the first electrode is maintained at a third voltage level.

10 BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention, and, together with the description, serve to explain the principles of the invention.

FIG. 1 shows a partial perspective view of an AC PDP.

15 FIG. 2 shows an electrode arrangement diagram of the PDP.

FIG. 3 shows a driving waveform diagram of the conventional PDP.

FIG. 4A, FIG. 4B, FIG. 4C, and FIG. 4D each show ~~shows~~ a distribution diagram of wall charges for ~~each step~~ the steps in the driving waveform of FIG. 3.

FIG. 5 shows a conventional waveform diagram and a charge distribution diagram.

20 FIG. 6 shows another conventional waveform diagram and a charge distribution diagram.

FIG. 7 shows a PDP driving waveform according to an exemplary embodiment of the present invention.

FIG. 8 shows a driving waveform diagram and a charge distribution diagram according to an exemplary embodiment of the present invention.

FIG. 9 shows a PDP driver according to an exemplary embodiment of the present invention.

5

DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS

In the following detailed description, only exemplary embodiments of the invention have been shown and described, simply by way of illustration of the best mode contemplated by the inventor(s) of carrying out the invention. As will be realized, the invention is capable of
10 modification in various obvious respects, all without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not restrictive.

Driving waveforms according to the exemplary embodiment of the present invention are generated in consideration of relative voltage differences between an address electrode and an X electrode, and an X electrode and a Y electrode.

15 FIG. 7 shows a PDP driving waveform according to an exemplary embodiment of the present invention. As shown, the reset period of the PDP driving method according to an exemplary embodiment of this invention includes an erase stage, a Y ramp rising stage, a Y ramp falling stage, and a discharge stabilization stage.

In the erase stage, an erase ramp voltage gradually rising from 0(V) to +Ve(V) is applied
20 to the ~~sustain~~ X electrode after a previous sustain period is finished, and hence the wall charges formed in the X and Y electrodes are gradually erased.

In the Y ramp rising stage, the address electrodes ~~and the sustain electrodes~~ are maintained at 0V, and a ramp voltage gradually rising from the voltage Vs₁ which is below the

discharge firing voltage V_f , to the voltage V_{set} , which is over the discharge firing voltage with respect to the ~~sustain~~ X electrode, is applied to the Y ~~scan~~ electrode. As shown in FIG. 7 during the Y ~~ramp rising~~ ramp rising stage, the voltage of the ~~sustain~~ X electrode is maintained ~~[[a]]~~ at $-V_m$. The voltage ~~negative $-V_m$~~ $-V_m$ may be greater than or equal to ~~[[Vs]]~~ $-V_s$, and may be a reference voltage.

Accordingly, a first weak resetting discharge is generated ~~[[to]]~~ in all the discharge cells from the Y electrode to the address electrodes and the X electrodes while the ramp voltage rises. As a result, the negative wall charges are accumulated to the Y electrode, and concurrently, the positive wall charges are accumulated to the address electrodes and the X electrodes.

After this, as shown in part B of FIG. 7, when the relative potential is lowered during the period when the wall charges are erased before the Y ramp falling stage, discharge is delayed, and a smaller amount of negative wall charges is erased from the X electrode.

During the Y ramp falling stage, a ramp voltage gradually falling from $V_s(V)$ to $0V$ or $-V_s(V)$ with respect to the ~~sustain~~ X electrode is applied to the Y ~~scan~~ electrode while the ~~sustain~~ X electrode maintains $V_e(V)$.

A second weak resetting discharge is generated ~~[[to]]~~ in all the discharge cells while the ramp voltage falls, and as a result, the negative wall charges of the Y electrode reduce, and the polarity of the X electrode is inverted to accumulate weak negative charges. Also, the positive wall charges of the address electrode are adjusted to an appropriate value for the address operation.

As shown in part A of FIG. 7, during the discharge stabilization stage, the bias voltage of the ~~sustain~~ X electrode is reduced ~~by a predetermined voltage~~ from $V_e(V)$ to V_{x3} during the peak maintain period of the Y ~~scan~~ electrode at which the wall charges are formed.

FIG. 8 shows a driving waveform diagram and a charge distribution diagram according to an exemplary embodiment of the present invention. The times (c) and (d) of FIG. 8 respectively correspond to (c) and (d) of FIGs. 5 and 6. As shown in FIG. 8, after the Y scan electrode reaches a predetermined voltage, the bias voltage $[[V_e]]$ of the ~~sustain~~ X electrode is maintained at V_{x3} , which is below the bias voltage V_e , while the Y scan electrode maintains the predetermined voltage obtained after the falling ramp (i.e., from (c') to (d)).

Therefore, the potential difference between the Y scan electrode and the ~~sustain~~ X electrode can be appropriately maintained such that it is not too high and not too low. Also, since ~~according to this method~~ a smaller number of wall charges are erased as compared to the amount of wall charges in the method disclosed in the prior art of FIG. 5, the embodiment is more advantageous for the subsequent addressing. Also, since more wall charges are erased ~~according to the method of this invention~~ as compared to the amount of wall charges in the method disclosed in the prior art of FIG. 6, over-discharge can be prevented ~~in advance~~.

Because the X and Y potentials are uniformly maintained in the period from (c') to (d), above-described advantages can be obtained by selecting an appropriate voltage level V_{x3} based on the amount of the wall charges erased during the Y ramp falling period ~~should be set~~.

In another way, the voltage at the Y falling ramp is maintained to be greater than or equal to $-V_s$ in the reset period, and the negative bias voltage $-V_m$ at the X electrode is set to be greater than or equal to $-V_s$ during the Y rising ramp period, thereby adjusting the amount of the accumulated wall charges.

The amount of wall charges being erased can therefore be adjusted by setting the Y electrode voltage to be $-V_s$ below 0V after the Y falling ramp, and maintaining the voltage. That is, by adjusting the voltage level at the time when the potential of the ~~sustain~~ X electrode or the

Y scan electrode is uniformly maintained in order to adjust the amount of the wall charges, the bias voltage of the X electrode can be adjusted ~~beforehand~~ in the above-noted discharge stabilization stage so that an unstable operation may not be generated because of the very large variation in the quantity of the bias voltage.

5 FIG. 9 shows a PDP driver according to an exemplary embodiment of the present invention. As shown, the PDP comprises a plasma panel 100, a controller 400, a scan driver 200, a sustain driver 300, and an address driver 500. The plasma panel 100 includes a plurality of address electrodes A1 through Am arranged in the column direction, and scan electrodes Y1 through Yn and sustain electrodes X1 through Xn alternately arranged in the row direction.

10 The controller 400 receives external video signals, generates an address driving signal S_A , a scan electrode signal S_Y , and a sustain electrode signal S_X , and transmits them to ~~[[an]]~~ the address driver 500, the scan driver 200, and the sustain driver 300, respectively. The address driver 500 receives the address driving signal S_A from the controller 400, and applies display data signals for selecting discharge cells to be displayed to the respective electrodes.

15 The scan driver 200 and the sustain driver 300 receive the scan electrode signal S_Y and the sustain electrode signal S_X from the controller 400, and alternately input a sustain ~~firing~~ voltage to the scan electrode and the sustain electrode to thereby perform sustaining ~~[[on]]~~ in the selected discharge cells.

As described above, the sustain driver 300 lowers the X bias voltage by a predetermined
20 voltage from V_e to V_{x3} during the discharge stabilization stage in order to control the erased amount of the wall charges.

The PDP driving method according to the exemplary embodiment of the present invention improves addressing features because of the discharge stabilization stage which takes

place after the reset period is finished, and obtains a voltage margin through the stabilized addressing. The PDP driving method also improves the contrast by reducing the discharge amount during the peak maintain period of the scan electrode.

That is, when the Y ramp falling stage is finished, the wall voltage (V_w) = the discharge
5 firing voltage (V_f) – the bias voltage of sustain electrode + wall voltage in the Y ramp rising period.

In this instance, when the bias voltage of the sustain electrode is lowered to V_{x3} , which may be V_{s1} from V_e , the wall voltage increases, and addressing may be carried out better.

Also, since the potential between the sustain electrode and the scan electrode is low, the
10 discharge delay and over-discharge can be prevented.

The PDP driving method according to this invention sets a discharge stabilization stage when the falling of the Y ramp falling period ends during the reset period, to improve addressing features and to obtain stable voltage margins.

Further, the PDP driving method is advantageous for low gray and low temperature with
15 bad discharge conditions since the voltage margins are stably obtained, and the method reduces the light in the reset period, thereby improving the contrast.

While this invention has been described in connection with what is presently considered to be a practical exemplary embodiment, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and
20 equivalent arrangements included within the spirit and scope of the appended claims.